

### REMARKS

The specification has been amended to correct errors of a typographical and grammatical nature. Due to the number of corrections thereto, applicants submit herewith a Substitute Specification, along with a marked-up copy of the original specification for the Examiner's convenience. The substitute specification includes the changes as shown in the marked-up copy and includes no new matter. Therefore, entry of the Substitute Specification is respectfully requested.

The abstract has also been amended to more clearly describe the features of the present invention.

Also submitted herewith is a proposed amendment to the drawings, wherein Figs. have been amended at this time. Upon receipt of the approval of the amendment to the drawings and receipt of a Notice of Allowance, the proposed drawing corrections will be effected in accordance with present practice.

Entry of the preliminary amendments and examination of the application is respectfully requested.

To the extent necessary, applicant's petition for an extension of time under 37 CFR 1.136. Please charge any shortage in the fees due in connection with the filing of this paper, including extension of time fees, to Deposit Account No. 01-2135 (501.41261X00) and please credit any excess fees to such deposit account.

Respectfully submitted,

ANTONELLI, TERRY, STOUT & KRAUS, LLP



William I. Solomon  
Registration No. 28,565

DRA/WIS/jla  
(703) 312-6600

REWRITTEN MARKED UP COPY

ABSTRACT OF THE DISCLOSURE

A method of fabrication ~~method~~ of a semiconductor integrated circuit device, including polishing the entire area of an edge of a wafer, for example, ~~by using~~ uses three polishing drums in which a polishing drum polishes the upper surface of the edge of the wafer ~~relatively, the~~ a polishing drum polishes the central portion of the edge of the wafer ~~relatively~~ and a polishing drum polishes the lower surface of the edge of the wafer ~~relatively~~, thereby preventing occurrence of obstacles which cause defoliation of thin films on the edge of the wafer.

501041261X00

abstract number

# FABRICATION METHOD OF SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE

## BACKGROUND OF THE INVENTION

This invention concerns a <sup>method of</sup> fabrication [method] of a semiconductor integrated circuit device; and, more [in] particularly [particular], it relates to a technique [effective to] <sup>that is applicable to</sup> (application for) the fabrication [method] of a semiconductor integrated circuit device, including fabrication [steps to] of semiconductor wafers.

The present inventors have <sup>conducted</sup> (made) a search [for] the prior art, <sup>with a</sup> (in) view <sup>toward</sup> [of] preventing <sup>the</sup> occurrence of obstacles <sup>extending</sup> from <sup>the</sup> edges of wafers.

For example, Japanese Published Unexamined Patent Application No. 2000-68273 discloses a technique <sup>which involves</sup> [of] polishing a metal film by a CMP method to form a pattern, and then removing <sup>any of the</sup> [a] metal film <sup>which</sup> remains <sup>on</sup> edges of a device forming surface of <sup>the</sup> [a] wafer by a wet etching method, laser or CMP method, thereby preventing <sup>the</sup> occurrence of obstacles <sup>extending</sup> from the edges.

Further, polishing apparatus <sup>es</sup> for polishing <sup>the</sup> edges of wafers are disclosed, for example, in Japanese Published Unexamined Patent Application Hei 11(1999)-104942, Japanese Published Unexamined Patent Application Hei 11(1999)-90803, Japanese Published Unexamined Patent Application Hei 11(1999)-48109, Japanese Published Unexamined Patent

Application Hei 11(1999)-33888, Japanese Published Unexamined Patent Application Hei 10(1998)-328989, Japanese Published Unexamined Patent Application Hei 10(1998)-309666, Japanese Published Unexamined Patent Application Hei 10(1998)-296641, Japanese Published Unexamined Patent Application Hei 4(1992)-34931 and Japanese Published Unexamined Patent Application Sho 64(1989)-71656.

#### SUMMARY OF THE INVENTION

For decreasing the resistivity of wirings that constitute a semiconductor integrated circuit device, ~~the~~ application of a damascene method using copper series materials (copper or copper alloys) for wiring materials have been <sup>developed</sup> ~~proceeded~~. The damascene method comprises <sup>the steps of</sup> forming grooves <sup>to accommodate</sup> ~~that form~~ wirings in an insulative film, then depositing a conductor film for forming the wirings on the insulation film and in the grooves for forming <sup>the</sup> ~~wirings~~, further removing unnecessary portions of the conductor film, for example, by a chemical mechanical polishing method (CMP) thereby leaving the conductor film only in the grooves to form buried wirings in the grooves <sup>for forming wirings</sup>. This method can decrease the size of the wirings compared with the size of the wirings of usual structures and, <sup>more</sup> ~~particularly~~, reduce the fabrication size for copper series materials for which fine fabrication by etching ~~method~~ is difficult.

The present inventors have studied a method, in the step using [the] CMP [method], of forming a pattern over the entire surface of a semiconductor wafer (hereinafter simply referred to as a wafer) <sup>which</sup> contains ~~the~~ regions not capable of <sup>producing</sup> [obtaining] semiconductor chips (hereinafter simply referred to as a chip) as a product. This is because <sup>the</sup> uniformness of <sup>produced</sup> polishing <sup>by</sup> [the] CMP [polishing] tends to [undergo the effect] <sup>be influenced by</sup> [depending on] the presence or absence of the pattern formed [to] <sup>on</sup> the wafer. Further, for shortening the time required for exposure to transfer the pattern, the regions not capable of <sup>producing</sup> [obtaining] the semiconductor chips as [the] <sup>a</sup> product are set to <sup>have</sup> such a small area that the uniformness of polishing by the CMP method can be <sup>maintained</sup> [kept].

By the way, the yield of semiconductor integrated circuit devices, such as <sup>a DRAM</sup> [DRAM] (Dynamic Random Access Memory) is greatly effect~~ive~~<sup>ed</sup> by obstacles deposited on wafers used for the production. Particularly, obstacles are formed frequently <sup>at the</sup> [from] <sup>the</sup> edges of wafers.

In a wafer, while the device-forming surface capable of <sup>producing</sup> [obtaining] semiconductor chips as [the] <sup>a</sup> product is flat, <sup>the</sup> edges thereof are in a rounded state having an angle relative to the flat surface. The present inventors have found that thin films are defoliated at the rounded portions <sup>so as</sup> to form a source for obstacles.

The mechanism for defoliation of the thin film [is to] <sup>will</sup>

be explained, for example, <sup>with reference to involving a</sup> [in] a case [of] STI (Shallow Trench Isolation) step.

At first, after forming a pad oxide film on the surface of a wafer, a silicon nitride film is deposited on the pad oxide film. Successively, after patterning the silicon nitride film by dry etching using a photoresist film, the pad oxide film and the wafer are etched [by] using the photoresist film and the remaining silicon nitride film as a mask to form grooves in the wafer. Then, after forming a thin oxide film to the inside of the grooves, a silicon oxide film is deposited over the wafer. Successively, after densifying the silicon oxide film, the silicon oxide film is polished by the CMP method with the silicon nitride film <sup>being</sup> [being] as a polishing end point <sup>indicator, so as</sup> to leave the silicon oxide film [in the] inside of the grooves.

By the way, as described above, while the device forming surface in the wafer capable of obtaining the semiconductor chips is flat, <sup>the</sup> edges thereof are in a rounded state having an angle relative to the flat surface. Therefore, portions above the patterned pad oxide film and silicon nitride film at the edges are in a state <sup>where they are</sup> [as] covered with the silicon oxide film. While the pad oxide film and the silicon nitride film are removed after the step described above, the pad oxide film and the silicon nitride film at the wafer edges are covered with the silicon oxide film, so that

they are left<sup>and</sup> not (being) removed.

Subsequently, after forming a well by implanting impurities into the wafer, the silicon oxide film covering the pad oxide film and the silicon nitride film of the wafer edges are removed by a cleaning step (of) using an HF (hydrofluoric acid) cleaning solution, to expose the pad oxide film and the silicon nitride film. In this case, the pad oxide film is etched and the silicon nitride film thereabove is defoliated<sup>so as</sup> to form obstacles. Further, in the succeeding steps, since steps such as HF cleaning are repeated, the pad oxide film is etched in each of the steps and the silicon nitride film thereabove is defoliated to possibly form obstacles.

This invention intends to provide a technique for preventing occurrence of obstacles<sup>extending</sup> from a wafer in (a) the fabrication (method) of a semiconductor integrated circuit device.

These and other objects, as well as novel features of this invention, will become apparent (by reading)<sup>from</sup> the description<sup>invention in this</sup> of the present specification, in conjunction with the appended drawings.

Among the<sup>various aspects and features of the</sup> invention disclosed in the present application, (the)<sup>an</sup> outline (for)<sup>of</sup> typical ones (is to)<sup>will</sup> be explained briefly (below).

That is, this invention includes the steps of forming

a first insulative film on the surface of a semiconductor wafer, removing the first insulative film on the edge of the semiconductor wafer, patterning the first insulative film after the step of removing the first insulative film, and forming a second insulative film over the semiconductor wafer including a portion above the first insulative film after patterning the first insulative film.

Further, this invention includes the steps of forming a first insulative film on the surface of a semiconductor wafer, a step of patterning the first insulative film, forming a second insulative film over the semiconductor wafer including a portion above the first insulative film after patterning the first insulative film, mechanically and chemically polishing the surface of the second insulative film, thereby flattening the surface thereof, and polishing the second insulative film on the edges of the semiconductor wafer, with the first insulative film <sup>sewing</sup> [being] as a polishing end <sub>indicator</sub> point.

Further, this invention includes the steps of forming a third insulative film on the surface of a semiconductor wafer, a step of patterning the third insulative film, forming a first conductive film above the semiconductor wafer after patterning the third insulative film, removing the first conductive film on the edges of the semiconductor wafer after forming the first conductive layer and polishing the



first conductive film, with the surface of the third insulative film above a region for obtaining semiconductor chips of the semiconductor wafer <sup>sewing</sup> [being] as a polishing end <sup>inductor</sup> point.

Further, this invention <sup>includes</sup> [intrudes] steps of forming a third insulative film above the surface of a semiconductor wafer, a step of patterning the third insulative film, forming a first conductive film on the semiconductor wafer after patterning the third insulative film, polishing the first conductive film, with the surface of the third insulative film at a portion above a semiconductor chip obtaining region <sup>sewing</sup> [being] as a polishing end point <sup>inductor</sup>, and removing the first conductive film on the edges of the semiconductor wafer after polishing the first conductive film.

#### BRIEF DESCRIPTION OF THE DRAWINGS

Fig. 1 is a fragmentary cross sectional view showing an example <sup>of method</sup> [for] a fabrication [method] of a semiconductor integrated circuit device as a preferred embodiment according to this invention;

Fig. 2 is a fragmentary cross sectional view showing <sup>on</sup> [in] an enlarged scale, the vicinity of a device-forming surface <sup>of</sup> [a] wafer shown in Fig. 1;

Fig. 3 is a fragmentary cross sectional view <sup>showing the state</sup> during <sup>in the fabrication</sup> a [the fabricating] step of the semiconductor integrated circuit

the step shown in  
device succeeding [to] Fig. 1;

Fig. 4 is a plan view [for explaining, a] <sup>illustrating the</sup> polishing [step]  
[for] edges of a wafer using polishing drums;

Fig. 5 is a fragmentary cross sectional view [for] <sup>illustrating</sup>  
[explaining] the angle of contact between one of the polishing  
drums shown in Fig. 4 and the edge of the wafer;

Fig. 6 is a fragmentary cross sectional view [for] <sup>illustrating</sup>  
[explaining] the angle of contact between one of the polishing  
drums shown in Fig. 4 and the edge of the wafer;

Fig. 7 is a fragmentary cross sectional view [for] <sup>illustrating</sup>  
[explaining] the angle of contact between one of the polishing  
drums shown in Fig. 4 and the edge of the wafer;

Fig. 8 is a fragmentary cross sectional view [for] <sup>illustrating</sup>  
[explaining] the difference [of] <sup>in</sup> the shape of an edge of a wafer;

Fig. 9 is a fragmentary cross sectional view [for] <sup>illustrating</sup>  
[explaining] the difference [of] <sup>in</sup> the shape of an edge of a wafer;

Fig. 10 is a fragmentary cross sectional view [for] <sup>illustrating</sup>  
[explaining] the difference [of] <sup>in</sup> a film deposition state of a  
thin film deposited on a wafer;

Fig. 11 is a fragmentary cross sectional view [for] <sup>illustrating</sup>  
[explaining] the difference [of] <sup>in</sup> a film deposition state of a  
thin film deposited on a wafer;

Fig. 12 is a fragmentary cross sectional view during  
a <sup>in the fabrication</sup> (the fabricating) step of a semiconductor integrated circuit  
device succeeding [to] <sup>the step shown in</sup> Fig. 3;

Fig. 13 is a fragmentary cross sectional view showing, <sup>on</sup> ~~(in)~~ an enlarged scale, the vicinity of a device-forming surface of the wafer shown in Fig. 12;

Fig. 14 is a plan view <sup>of</sup> ~~(for explaining)~~ a chip region capable of <sup>providing</sup> ~~(obtaining)~~ chips and a dummy exposure region at the periphery thereof;

Fig. 15 is a fragmentary cross sectional view <sup>showing</sup> ~~(during)~~ <sup>a</sup> ~~(the fabricating)~~ <sup>in the fabrication</sup> step of a semiconductor integrated circuit device succeeding <sup>the step shown in</sup> ~~(to)~~ Fig. 12;

Fig. 16 is a fragmentary cross sectional view <sup>showing, on an enlarged scale, the</sup> ~~(during)~~ <sup>vicinity of a device-forming surface of the wafer</sup> ~~(the fabricating step of a semiconductor integrated circuit)~~ <sup>shown in</sup> ~~(device succeeding to)~~ Fig. 13;

Fig. 17 is a fragmentary cross sectional view <sup>showing</sup> ~~(during)~~ <sup>a</sup> ~~(the fabricating)~~ <sup>in the fabrication</sup> step of a semiconductor integrated circuit device succeeding <sup>the step shown in</sup> ~~(to)~~ Fig. 15;

Fig. 18 is a fragmentary cross sectional view <sup>showing, on an enlarged scale, the</sup> ~~(during)~~ <sup>vicinity of a device-forming surface of the wafer</sup> ~~(the fabricating step of a semiconductor integrated circuit)~~ <sup>shown in</sup> ~~(device succeeding to)~~ Fig. <sup>17</sup> ~~18~~;

Fig. 19 is a fragmentary cross sectional view <sup>showing</sup> ~~(during)~~ <sup>a</sup> ~~(the fabricating)~~ <sup>in the fabrication</sup> step of a semiconductor integrated circuit device succeeding <sup>the step shown in</sup> ~~(to)~~ Fig. 17;

Fig. 20 is a fragmentary cross sectional view <sup>showing, on an enlarged scale, the</sup> ~~(during)~~ <sup>vicinity of a device-forming surface of the wafer</sup> ~~(the fabricating step of a semiconductor integrated circuit)~~ <sup>shown in</sup> ~~(device succeeding to)~~ Fig. <sup>19</sup> ~~18~~;

Fig. 21 is a fragmentary cross sectional view <sup>showing</sup> ~~(during)~~

a <sup>in the fabrication</sup>  
A [the fabricating] step of a semiconductor integrated circuit  
<sup>the step shown in</sup>  
device succeeding [to] Fig. 19;

<sup>showing, on an enlarged scale, the</sup>  
Fig. 22 is a fragmentary cross sectional view [during]  
<sup>vicinity of a device-forming surface of the wafer</sup>  
A [the fabricating] step of a semiconductor integrated circuit  
<sup>shown in 21</sup>  
[device succeeding to] Fig. 20;

<sup>showing</sup>  
Fig. 23 is a fragmentary cross sectional view [during]  
a <sup>in the fabrication</sup>  
A [the fabricating] step of a semiconductor integrated circuit  
<sup>the step shown in</sup>  
device succeeding [to] Fig. 22;

<sup>showing</sup>  
Fig. 24 is a fragmentary cross sectional view [during]  
a <sup>in the fabrication</sup>  
A [the fabricating] step of a semiconductor integrated circuit  
<sup>the step shown in</sup>  
device succeeding [to] Fig. 23;

<sup>showing</sup>  
Fig. 25 is a fragmentary cross sectional view [during]  
a <sup>in the fabrication</sup>  
A [the fabricating] step of a semiconductor integrated circuit  
<sup>the step shown in</sup>  
device succeeding [to] Fig. 24;

<sup>showing</sup>  
Fig. 26 is a fragmentary cross sectional view [during]  
a <sup>in the fabrication</sup>  
A [the fabricating] step of a semiconductor integrated circuit  
<sup>the step shown in</sup>  
device succeeding [to] Fig. 25;

<sup>showing</sup>  
Fig. 27 is a fragmentary cross sectional view [during]  
a <sup>in the fabrication</sup>  
A [fabrication] step of a semiconductor integrated circuit as a  
preferred embodiment according to this invention;

<sup>showing</sup>  
Fig. 28 is a fragmentary cross sectional view [during]  
a <sup>in the fabrication</sup>  
A [the fabricating] step of a semiconductor integrated circuit  
<sup>the step shown in</sup>  
device succeeding [to] Fig. 27;

<sup>showing</sup>  
Fig. 29 is a fragmentary cross sectional view [during]  
a <sup>in the fabrication</sup>  
A [the fabricating] step of a semiconductor integrated circuit

*The step shown in*  
device succeeding *(to)* Fig. 26;

*showing*  
Fig. 30 is a fragmentary cross sectional view *(during)*  
*in the fabrication*  
*a* *(the fabricating)* step *of* a semiconductor integrated circuit  
device succeeding *(to)* Fig. 28;

*showing*  
Fig. 31 is a fragmentary cross sectional view *(during)*  
*in the fabrication*  
*a* *(the fabricating)* step *of* a semiconductor integrated circuit  
device succeeding *(to)* Fig. 30;

*showing*  
Fig. 32 is a fragmentary cross sectional view *(during)*  
*in the fabrication*  
*a* *(fabrication)* step *of* a semiconductor integrated circuit as a  
preferred embodiment according to this invention;

*showing*  
Fig. 33 is a fragmentary cross sectional view *(during)*  
*in the fabrication*  
*a* *(the fabricating)* step *of* a semiconductor integrated circuit  
device succeeding *(to)* Fig. 32;

*showing*  
Fig. 34 is a fragmentary cross sectional view *(during)*  
*in the fabrication*  
*a* *(the fabricating)* step *of* a semiconductor integrated circuit  
device succeeding *(to)* Fig. 33;

*showing*  
Fig. 35 is a fragmentary cross sectional view *(during)*  
*in the fabrication*  
*a* *(the fabricating)* step *of* a semiconductor integrated circuit  
device succeeding *(to)* Fig. 34;

Fig. 36 is a fragmentary cross sectional view showing  
an example *d* *(for)* a *(fabrication)* method *of* a semiconductor  
integrated circuit device *representing* *(as)* another embodiment according to  
this invention;

*showing*  
Fig. 37 is a fragmentary cross sectional view *(during)*  
*in the fabrication*  
*a* *(the fabricating)* step *of* a semiconductor integrated circuit

the step shown in  
device succeeding (to) Fig. 36;

Fig. 38 is a fragmentary cross sectional view <sup>showing</sup> during  
a the fabricating <sup>in the fabrication</sup> step of a semiconductor integrated circuit  
the step shown in  
device succeeding (to) Fig. 37;

Fig. 39 is a fragmentary cross sectional view <sup>showing</sup> during  
a the fabricating <sup>in the fabrication</sup> step of a semiconductor integrated circuit  
the step shown in  
device succeeding (to) Fig. 38;

Fig. 40 is a fragmentary cross sectional view <sup>showing</sup> during  
a the fabricating <sup>in the fabrication</sup> step of a semiconductor integrated circuit  
the step shown in  
device succeeding (to) Fig. 39;

Fig. 41 is a fragmentary cross sectional view <sup>showing</sup> during  
a the fabricating <sup>in the fabrication</sup> step of a semiconductor integrated circuit  
the step shown in  
device succeeding (to) Fig. 40;

Fig. 42 is a fragmentary cross sectional view showing  
an example <sup>d</sup> (for) a <sup>fabrication of</sup> (fabrication) method of a semiconductor  
integrated circuit device <sup>representing</sup> (as) a further embodiment according  
to this invention;

Fig. 43 is a fragmentary cross sectional view <sup>showing</sup> during  
a the fabricating <sup>in the fabrication</sup> step of a semiconductor integrated circuit  
the step shown in  
device succeeding (to) Fig. 42;

Fig. 44 is a fragmentary cross sectional view showing  
an example <sup>d</sup> (for) a <sup>fabrication of</sup> (fabrication) method of a semiconductor  
integrated circuit device <sup>representing</sup> (as) a still further embodiment  
according to this invention;

Fig. 45 is a fragmentary cross sectional view showing,

on an enlarged scale, the vicinity of a device-forming surface of the wafer shown in Fig. 44;

Fig. 46 is a fragmentary cross sectional view <sup>showing</sup> during <sup>in the fabrication</sup> the fabricating step of a semiconductor integrated circuit device succeeding <sup>the step shown in</sup> to Fig. 44;

Fig. 47 is a fragmentary cross sectional view <sup>showing</sup> during <sup>in the fabrication</sup> the fabricating step of a semiconductor integrated circuit device succeeding <sup>the step shown in</sup> to Fig. 46; and

Fig 48 is a fragmentary cross sectional view showing an example <sup>of</sup> for a <sup>fabrication of</sup> fabrication method of a semiconductor integrated circuit device <sup>representing</sup> as a still <sup>another</sup> further embodiment according to this invention.

#### DETAILED DESCRIPTION OF PREFERRED EMBODIMENTS

The <sup>meanings</sup> for the <sup>will</sup> terms used in the present specification <sup>are to</sup> be explained before describing the invention specifically.

The term <sup>refers to</sup> "wafer" <sup>means for the</sup> a single crystal silicon substrate (generally, of a substantially planar disk-like shape), a sapphire substrate, a glass substrate and other insulative, semi-insulative or semiconductive substrates as well as composite substrates thereof. Further, <sup>the term</sup> "semiconductor integrated circuit devices" <sup>includes</sup> when referred to in the present specification <sup>devices</sup> (mean) not only those prepared on a semiconductive or insulative substrate, such as a silicon

wafer and a sapphire substrate, but also those <sup>devices</sup> prepared on an insulative (a) <sup>a substrate</sup> substrate, such as, made of glass, for example, in TFT (Thin-Film-Transistor) and STN (Super-Twisted-Nematic) liquid crystals unless otherwise specified.

A device forming surface <sup>is</sup> [means] a main surface of a wafer on which a disk pattern corresponding to plural chip regions is formed by photolithography.

An edge of a wafer <sup>is</sup> [means] a region at the outer periphery of the wafer having an angle relative to the planar main surface and the rear face of the wafer, also including regions from the outer end in the planar main surface and rear face of the wafer to regions capable of <sup>providing</sup> [obtaining] chips as a product [in the present specification].

A transfer pattern <sup>is</sup> [means] a pattern transferred by a mask on the wafer, and, <sup>more</sup> specifically, <sup>it is</sup> a resist pattern and a pattern on the wafer formed actually by using a resist pattern as a mask.

The resist pattern <sup>is</sup> [means] a film pattern formed by patterning a light sensitive resin film (resist film) by photolithography. The pattern also includes a mere resist film with no openings at all in the relevant portion.

Mechanical and chemical polishing generally [means for] <sup>refers to the</sup> polishing <sup>a</sup> a surface to be polished, while bringing the surface into contact with a polishing pad made, for example, of a relatively soft cloth-like sheet material <sup>and</sup> while moving the



surface relatively in both directions under supply of a slurry. In this specification, it also includes a method of polishing by (relatively) moving a surface to be polished, <sup>relative</sup> to the surface of a hard grinding wheel, as well as a method of using fixed abrasive grains and <sup>an</sup> abrasive grain free CMP <sup>process</sup> not using abrasive grains.

(In) The preferred embodiments, to be described below, (they) are (explained being) divided into plural sections or embodiments (if it is) <sup>when</sup> necessary for the sake of convenience, <sup>of description</sup> However, unless otherwise specified, they are not irrelevant with each other, but are in such a relation that one of them is a partial or entire modified example, detail or supplementary explanation for <sup>the</sup> others.

Further, when numbers of constituents (also including numbers of components, numerical values, amounts and ranges) are referred to, <sup>the convention is</sup> (they are) not restricted to, <sup>such</sup> specified numbers, but may <sup>involve</sup> (be) more than or less than the specified numbers, unless otherwise specified or except for the case where they are apparently restricted to the specified numbers in view of principle.

Further, in the following embodiments, the constituent elements (also including elemental steps) are not always essential unless otherwise specified, or except for the case where they are considered apparently essential.

In the same manner, when the shape and the positional

relationship or the like of the constituent elements are referred to in the following embodiments, they include also those substantially similar [with the<sup>in</sup>] shape and [the] positional relationship unless otherwise specified, or except for the case where they are considered apparently not so in view of principle. This is also applicable to the numeral values and the ranges described above.

In the drawings used for the pretreated embodiments, a transfer pattern formed in a region not capable of obtaining chips as a product in the wafer is hatched also in the plan view for the sake of making the drawing easy to see.

Further, in the preferred embodiments, MISFET (Metal Insulator Semiconductor Field Effect Transistor) typically representing field effect transistors is simply referred to as MIS, a p-channel type MISFET as pMIS, and an n-channel type MISFET as nMIS.

Preferred embodiments of this invention <sup>will</sup> (are to) be explained in detail ~~with~~ with reference to the drawings. Throughout the drawings <sup>which illustrate</sup> [for explaining], the preferred embodiments, those components having identical functions carry the same reference numerals, for which duplicate descriptions are (to be) omitted.

(Embodiment 1)

In Embodiment 1, this <sup>embodiment of the</sup> invention is applied, for

example, to a <sup>method 1</sup> fabrication [method] of a semiconductor

integrated circuit device in which an nMISQn is formed in a p-well in a semiconductor substrate.

Fig. 1 and Fig. 2 are fragmentary cross sectional views of a wafer (semiconductor substrate) 1 of Embodiment 1. Fig. 1 shows, particularly, the vicinity of an edge of the wafer 1, and Fig. 2 shows, particularly, the vicinity of a device forming surface in the wafer 1 <sup>on</sup> [in] an enlarged scale.

At first, as shown in Fig. 1 and Fig. 2, a wafer comprising a single crystal silicon (semiconductor substrate) 1 having a specific resistivity of about 10  $\Omega\text{cm}$  is provided. Fig. 2 is a fragmentary cross sectional view showing, <sup>on</sup> [in] an enlarged scale, the vicinity of a device surface, <sup>d</sup> [in] the wafer 1. In Embodiment 1, the wafer has a thickness of about 750  $\mu\text{m}$  and an outer periphery in a rounded state of about 350  $\mu\text{m}$  radius. Further, in Embodiment 1, the edge width X of the wafer 1 is about 5 mm from the outer peripheral end of the wafer 1.

Successively, the wafer 1 is heat-treated at about 850°C, and a thin silicon oxide film (pad oxide film) 2 of about 10 nm thickness (first insulative film) is formed on the surface, and then a silicon nitride film 3 (first insulative film) of about 120 nm thickness is deposited on the silicon oxide film by a CVD (Chemical Vapor Deposition) method. The silicon oxide film 2 is formed <sup>for the purpose</sup> [with an aim] of

relaxing stresses applied to the substrate, for example, upon densifying<sup>a</sup> shrink-fitting silicon nitride film buried in the device isolation grooves in the succeeding step. Further, since the silicon nitride film 3 is less oxidized, it is utilized as a mask for preventing oxidation on the surface of the wafer 1 therebelow (active region).

Then, as shown in Fig. 3, the silicon oxide film 2 and the silicon nitride film 3 on the edge of the wafer 1 are removed. This can prevent the silicon oxide film and the silicon nitride film 3 from remaining on the edge of the wafer. That is, it can prevent defoliation of the silicon oxide film 2 and the silicon nitride film 3 in the succeeding cleaning step, which <sup>materials likely to be</sup> are deposited again <sup>on</sup> (to) the wafer 1 to <sup>thickly</sup> reduce the yield of the semiconductor integrated circuit device [of Embodiment 1]. Further, the step of removing the silicon oxide film 2 and the silicon nitride film 3 on the edge of the wafer 1 is adapted such that the end face S for the silicon oxide film 2 and the silicon nitride film 3 has an angle of about 5° to 75° relative to the device forming surface of the wafer 1 after the removing step. (This can) <sup>thus,</sup> (prevent) <sup>lowering of</sup> in the subsequent thin film deposition step, (that) the coverage of the thin film (is lowered) <sup>is prevented</sup> from the surface S to the surface of the wafer 1.

The step of removing the silicon oxide film 2 and the silicon nitride film 3 is conducted by using plural polishing

drums, and, for example, an embodiment [of] using three polishing drums 4A to 4C (polishing device) <sup>is</sup> [as] shown in Fig. 4 [can be exemplified]. Use of the plural polishing drums facilitates polishing [for] <sup>in this way,</sup> the entire area of the edge of the wafer 1, and <sup>as a soft polishing pad</sup> the time required for polishing can be shortened. Each of the polishing drums 4A to 4C [is] wound around at the periphery thereof [with a soft polishing pad], and polishing is conducted by supplying a slurry, such as a colloidal silica, cerium oxide or aluminum oxide, to the polishing surface.

Fig. 5 to Fig. 7 are, respectively, cross sectional views taken along line A-A (refer to Fig. 4), line B-B (refer to Fig. 4) and line C-C (refer to Fig. 4).

As shown in Fig. 5 to Fig. 7, the polishing drum 4A polishes the upper surface of the edge of the wafer 1 (device forming surface) [relatively], the polishing drum 4B polishes a central portion of the edge of the wafer 1 [relatively], and the polishing drum 4C polishes the lower surface (rear face) of the edge of the wafer [relatively]. Further, the polishing drums 4A to 4C conduct polishing by rotation while contacting the wafer 1 at angles of  $\theta 1$  to  $\theta 3$  <sup>that are</sup> different from each other. Accordingly, it is possible to remove the silicon oxide film 2 and the silicon nitride film 3 over the entire area of the edge of the wafer 1.

The shape of the edge of the wafer 1 includes a shape in which the edge is in the <sup>form</sup> [shape] of an arc, a so-called

fully round type as shown in Fig. 8, or a shape in which the end of the edge is flat, a so-called top end flat type as shown in Fig. 9. In Embodiment 1, angles  $\theta 1$  to  $\theta 3$  at which the polishing drums 4A to 4C are in contact with the wafer 1, respectively, can be set properly in accordance with the <sup>desired</sup> shape of the edge of the wafer 1. Further, the angles  $\theta 1$  to  $\theta 3$  can be set properly in accordance with the deposition state of the silicon oxide film 2 and the silicon nitride film 3 to be removed. That is, by using the polishing drums 4A to 4C in Embodiment 1, the silicon oxide film 2 and the silicon nitride film 3 can be removed with respect to the various shapes of the edges of the wafer 1, as shown in Fig. 8 and Fig. 9, over the entire region of the edge.

Further, for the polishing drums 4A to 4C, the number of rotations and the pressure in contact with the wafer 1 can be set properly to change the polishing speed. That is, the optimal polishing speed of the polishing drums 4A to 4C can be set in accordance with the shape of the edge of the wafer 1 as described above in accordance with the standard of the wafer 1 and the film deposition state of the silicon oxide film 2 and the silicon nitride film 3.

Further, also in a case of removing other thin films deposited on the edge of the wafer by using the polishing drums 4A to 4C in the subsequent steps, the thin films can be removed for the entire edge area of the wafer 1 by optionally

setting the angles  $\theta 1$  to  $\theta 3$  and the optimal polishing speed of the polishing drums 4A to 4C. In a case where a thin film T1 is formed only on the upper side (device forming surface) of the wafer 1 relatively, as shown in Fig. 10, the angle can <sup>set</sup> be, for example, as:  $\theta 1 = 150^\circ$ ,  $\theta 2 = 120^\circ$ ,  $\theta 3 = 60^\circ$ . In this case, when the thin film <sup>is able</sup> to be removed [can be removed] <sup>very</sup> only [by] the polishing drums 4A and 4B, the polishing drum 4C can be <sup>eliminated</sup> [saved].

On the other hand, in a case where the thin film T1 is formed from the upper surface (device forming surface) to the vicinity of the lower surface (rear face) of the wafer 1, as shown in Fig. 11, or in a case where the film is formed over the entire surface of the wafer 1, the angle can be set, for example, as  $\theta 1 = 135^\circ$ ,  $\theta 2 = 90^\circ$ ,  $\theta 3 = 45^\circ$ . The thin film T1 on the edge of the wafer 1 can be removed in a short time by setting the angles  $\theta 1 - \theta 3$  as described above.

In Embodiment 1, while [description is made to] a method of removing the silicon oxide film 2 and the silicon nitride film 3 on the edge of the wafer 1 by using the polishing <sup>has been described</sup> drums 4A to 4C, the silicon oxide film 2 and the silicon nitride film 3 may be removed also by a dry etching method or a wet etching method, <sup>with the use of</sup> instead of the polishing drums 4A to 4C.

Then, as shown in Fig. 12 and Fig. 13, after coating a photoresist film 5 on the wafer 1, the photoresist film 5 is patterned by exposure using a mask. In this case, as shown

in Fig. 14, the photoresist film 5 is patterned also in a dummy exposure region (hatched area) A2 at the periphery of a chip region A1, <sup>that is</sup> capable of <sup>producing</sup> obtaining chips. This is done for improving the uniformity of polishing in the subsequent polishing step by the CMP method.

Then, as shown in Fig. 15 and Fig. 16, the silicon nitride film 3 and the silicon oxide film 2 in the device isolation region are removed by dry etching using the photoresist film 5 as a mask. Successively, grooves 6, each of about 350 nm depth, are formed <sup>on</sup> [to] the wafer at the device isolation region by dry etching using the silicon nitride film 3 as a mask.

Then, as shown in Fig. 17 and Fig. 18, for removing damaged layers formed on the inner wall of the grooves 6 by etching, the wafer 1 is heat treated at about 1000°C to form a silicon oxide film 7 of about 10 nm thickness on the inner wall of the grooves 6. Successively, a silicon oxide film 8 (second insulative film) of about 380 nm thickness is deposited on the wafer 1 by a CVD method, and then the wafer 1 is heat treated to densify (sinter) the silicon oxide film 8 in order to improve the film quality of the silicon oxide film 8.

Then, as shown in Fig. 19 and Fig. 20, the silicon oxide film 8 is polished by a CMP method using the silicon nitride film 3 as a stopper to leave the film in the inside



of the grooves 6, thereby forming device isolation grooves planarized at the surface. Then, as shown in Fig. 21 and Fig. 22, the silicon nitride film 3 and the silicon oxide film 2 remaining on the active region of the wafer 1 are removed by wet etching using hot phosphoric acid. Since the silicon nitride film 3 and the silicon oxide film 2 on the edge of the wafer 1 were already removed, the silicon nitride film 3 and the silicon oxide film 2 covered with the silicon oxide film 8 are not present on the edge. That is, <sup>it is possible to prevent</sup> ~~(to prevent,)~~ in the subsequent cleaning step <sup>from being</sup> ~~(that)~~ the silicon nitride film 3 and the silicon oxide film 2 <sup>so as</sup> ~~(are)~~ defoliated, to form obstacles.

Then, as shown in Fig. 23, the wafer 1 is <sup>subjected to</sup> ~~(applied with)~~ a heat treatment to form a thin silicon oxide film (not illustrated) as a pad oxide film upon ion implantation to the main surface of the wafer 1. Successively, n-impurities, for example, B (boron), are ion implanted into a region forming nMIS of the wafer 1 to form a p-well 9. After forming the p-well 9, the silicon oxide film used for the ion implantation step is removed by using an HF (fluoric acid) type cleaning solution. In this case, since the surface of the silicon oxide film 8 is also wet etched, the surface height of the silicon oxide film 8 and the surface height of the wafer 1 in a region formed with the p-well 9 are substantially identical.

Then, as shown in Fig. 24, the wafer 1 is wet oxidized

to form a clean gate oxide film 10 of about 3.5 nm thickness. Successively, <sup>a</sup>non-doped polycrystal silicon film of about 90 to 100 nm thickness is deposited by a CVD method above the wafer 1. Successively, P (phosphorus), for example, <sup>is</sup>are ion implanted into the non-doped polycrystal silicon film in the upper portion of the p-well 9 to form an n-polycrystal silicon film. Further, a silicon oxide film is deposited on the surface of the n-polycrystal silicon film, thereby forming a stacked film, <sup>and</sup>the stacked film is etched by using a photoresist film patterned by lithography as a mask, <sup>thickly</sup>to form a gate electrode 11 and a cap insulative film 12. A high melting metal silicide film, such as  $WSi_x$ ,  $MOSi_x$ ,  $TiSi_x$ ,  $TaSi_x$  or  $CoSi_x$ , may be stacked over the gate electrode 11. The cap insulative film 12 can be formed, for example, by a CVD method.

Successively, after removing the photoresist film used for the fabrication of the gate electrode 11, n-type <sup>(phosphorus)</sup>impurities, for example, P<sub>A</sub> are ion implanted to the p-well 9 to form an n<sup>-</sup>-type semiconductor regions 13 on both sides of the gate electrode 11.

Successively, a silicon oxide film of about 100 nm thickness is deposited over the wafer 1 by a CVD method, and the silicon oxide film is etched anisotropically by using reactive ion etching (RIE) to form side wall spacers 14 on both sides of the gate electrode 11 of the nMIS.

Successively, n-impurities, for example, As (arsenic) are ion implanted to p-well 9 to form an n<sup>+</sup>-type semiconductor region 15 (source · drain) of <sup>the</sup> nMIS. Thus, a source and drain region of an LDD (Lightly Doped Drain) structure is formed [to nMISOn] to complete <sup>the</sup> nMISOn.

Then, as shown in Fig. 25, a silicon oxide film 16 is deposited above the wafer by a CVD method. Subsequently, the silicon oxide film 16 deposited on the edge of the wafer 1 may be removed by polishing the edge of the wafer using the polishing drums <sup>is</sup> 4A to 4C (refer to Fig. 4 to Fig. 7). This can eliminate the worry that the silicon oxide film 16 <sup>is</sup> <sup>may be</sup> defoliated on the edge of the wafer 1. That is, it is possible to prevent <sup>the possibility</sup> that the defoliated silicon oxide film 16 <sup>will</sup> form <sup>so as</sup> obstacles, to lower the yield of the semiconductor integrated circuit device [of Embodiment 1].

Successively, the surface of the silicon oxide film 16 is planarized by polishing, for example, by a CMP method. Further, connection holes 17 are apertured in the oxide silicon film 16 above the n<sup>+</sup>-type semiconductor region 15 of the main surface of the wafer 1 (by) using photolithography. The step of removing the silicon oxide film 16 on the edge of the wafer 1 may be conducted after the step of planarizing the surface of the silicon oxide film 16 or after the step of aperturing the connection holes 17.

Then, a barrier conductor film 18A made, for example,

of titanium nitride is formed over the wafer 1 by a sputtering method, and, further, a conductive film 18B, made (of), for example, of tungsten, is deposited by a CVD method. Successively, the barrier conductor film 18A and the conductive film 18G on the silicon oxide film 6, other than the connection holes 17, are removed, for example, by a CMP method to form plugs 18.

Then, as shown in Fig. 26, a silicon nitride film is deposited above the wafer 1, for example, by a plasma CVD method to form an etching stopper film 19 (third insulative film) of about 100 nm thickness. The etching stopper film 19 is formed for <sup>the purpose of</sup> avoiding, upon forming grooves or holes for forming wirings in the insulative film thereabove, (to give) damage to the lower layers by excessive digging or deteriorat<sup>ion</sup> the fabrication dimensional accuracy.

Successively, a fluorine-added SiOF (silicon oxide) film is deposited on the surface of the etching stopper 19 by a CVD method <sup>so as</sup> to deposit an insulative film 20 (third insulative film) of about 400 nm thickness. In a case of using the SiOF film for the insulative film 20, since the SiOF film is a low dielectric film, <sup>the</sup> overall dielectric constant of the wirings for the semiconductor integrated circuit device can be lowered to <sup>reduce the</sup> improve wiring delay. Fig. 27 shows the vicinity of the edge of the wafer 1 in this step. In Fig. 27, for easy understanding of the subsequent step of

depositing the insulation film and the step of forming the wiring groove; other components than the wafer 1, the silicon oxide film 16, the insulative film 20 and the wiring grooves 21 are not illustrated.

Then, in the same manner as <sup>used</sup> for the silicon oxide film 16, the edge of the wafer 1 may be polished by using the polishing drums 4A to 4C (refer to Fig. 4 to Fig. 7), thereby removing etching stopper 19 and the insulative film 20 deposited on the edge of the wafer 1. This can eliminate the possibility that the etching stopper 19 and the insulative film 20 <sup>will be</sup> (are) defoliated on the edge of the wafer 1. That is, it is possible to prevent <sup>the possibility</sup> that the defoliated etching stopper film 19 and the insulative film 20 form obstacles <sup>that kind</sup> to lower the yield of the semiconductor integrated circuit device (of) [Embodiment 1].

Successively, as shown in Fig. 26 described above, the surface of the insulative film 20 is planarized, for example, by polishing <sup>using</sup> (with) a CMP method. Subsequently, the etching stopper film 19 and the insulative film 20 are fabricated by using photolithography and dry etching to form wiring grooves 21. The step of removing the etching stopper 19 and the insulative film 20 deposited on the edge of the wafer 1 may be conducted subsequent to the step of planarizing the surface of the insulative film 20 or subsequent to the step of forming the wiring grooves 21.

Successively, for removing the reaction layer on the surface of the plug 18 exposed at the bottom of the wiring grooves 21, the surface of the wafer 1 is treated in an Ar (argon) atmosphere. The amount of sputter etching in this step is, for example, of about 20 Å to 180 Å, preferably, about 100 Å being converted as a p-TEOS (Plasma Tetra-Ethyl-Ortho-Silicate) film. Embodiment 1 shows a case of removing the reaction layer on the surface of the plug 18 by sputter etching in <sup>an</sup> ~~the~~ argon atmosphere as an example, but so long as the reaction layer can be removed sufficiently by ~~an~~ annealing treatment, for example, in a reducing gas, such as H<sub>2</sub> (hydrogen) or CO (carbon monoxide) or <sup>a</sup> mixed atmosphere of a reducing gas and an inert gas, the sputter etching may be replaced with <sup>an</sup> ~~the~~ annealing treatment. In the case of the annealing treatment, loss of the insulative film 28 upon sputter etching or charging damage to the gate oxide film 10 by electrons can be prevented.

Then, as shown in Fig. 28 and Fig. 29, a TaN (tantalum nitride) film, for example, as a barrier conductor film 22 A (first conductive film) is deposited above the wafer 1 by conducting reactive sputtering to a tantalum target in an argon/nitrogen mixed atmosphere. In Fig. 28, the barrier conductor film 22A is not illustrated ~~[in order]~~ for easy understanding of the step that forms the buried wirings in the wiring grooves 21. The TaN film is deposited for *the purpose of*

improving the adhesion of a Cu (copper) film to be deposited in the <sup>subsequent</sup> [sequent] step and preventing diffusion of Cu, and the thickness of the film is about 30 nm. Further, in this

Embodiment 1, while the TaN film is shown as an example of the barrier conductor film 22A, it may be a metal film, such as <sup>a film</sup> made of Ta (tantalum), a TiN (titanium nitride) film or a laminate film of a metal film and a nitride film. The barrier conductor film made of Ta or TaN has <sup>a much</sup> [more] preferred adhesion with the Cu film <sup>, compared to</sup> [than in] the case of using TiN.

Further, when the barrier conductor film 22A is made of [the] <sup>a</sup> TiN film, the surface of the TiN film can be sputter etched just before forming the Cu film as the subsequent step. By the sputter etching, water, molecules of oxygen, etc. adsorbed on the surface of the TiN film can be removed <sup>so as</sup> to improve the adhesion of the Cu film. This technique has a particularly large effect in a case of breaking vacuum to expose the surface of the TiN film to atmospheric air after deposition thereby forming a copper film. This technique is not restricted to the TiN film, but it is also effective in <sup>case of a</sup> the TaN film, although the difference is present in view of the effect.

Successively, a seed film, for example, made of a Cu film or a copper alloy film is deposited by a long distance sputtering method (not illustrated). In a case where the seed film is made of a copper alloy film, Cu is incorporated

by about 80% by weight or more in the alloy. The thickness of the Cu film is about 1000 Å to 2000 Å, preferably, about 1500 Å, at the surface of the barrier conductor film 22A, except for the inside of the wiring groove 21. While this embodiment <sup>represents</sup> [shows] an example of <sup>use of a</sup> [using the] long distance sputtering method for the deposition of the seed film, an ionizing sputtering for improving the directionality of the sputtering by ionizing sputter Cu atoms may also be used.

Successively, a Cu film, for example, is formed so as to bury the wiring grooves 21 over the entire surface of the wafer 1 deposited with the seed film, and the Cu film and the seed film are joined to constitute a conductive film 22B (first conductive film). The Cu film for burying the wiring grooves 21 is formed, for example, by an electrolytic plating method in which  $H_2SO_4$  (sulfuric acid) with <sup>the</sup> addition of 10%  $CuSO_4$  (copper sulfate) and an additive for improving the Cu film coverage is used, for example, as a plating solution. When the electrolytic plating method is used for the formation of the Cu film, since the growing rate of the Cu film can be controlled electrically, coverage of the conductive film 22B at the inside of the wiring grooves 21 can be improved. This embodiment shows a case of using the electrolytic plating method for the deposition of the conductive film 22B as an example, but <sup>an</sup> ~~an~~ electroless plating method may also be used. Since application of <sup>a</sup> ~~a~~ voltage is not



required in a case of using the electroless plating method, damage~~is~~ attributable to the application of <sup>a</sup> voltage can be decreased compared with the case of using the electrolytic plating method.

Further, by fluidizing the Cu film by ~~the~~ annealing treatment succeeding ~~to~~ the step of forming the conductive film 22B, the property of the conductive film 22B burying the wiring grooves 21 can also be improved further.

Then, as shown in Fig. 30, the barrier conductor film 22A and the conductive film 22B on the edge of the wafer 1 are removed. The removing step can be conducted by using the polishing drums 4A to 4C (refer to Fig. 4 to Fig. 7) in the same manner as <sup>in</sup> the step of removing the silicon oxide film 2 and the silicon nitride film 3 on the edge of the wafer 1 described previously. This can prevent the barrier conductor film 22A and the conductive film 22B from remaining on the edge of the wafer 1. That is, it is possible to prevent the lowering ~~(for)~~ <sup>of</sup> the yield of the semiconductor integrated circuit device of Embodiment 1 by <sup>preventing</sup> ~~(the)~~ defoliation of the barrier conductor film 22A and the conductive film 22B <sup>which</sup> remain <sup>s</sup> ~~are~~ after polishing on the edge of the wafer 1, which <sup>lead to be</sup> ~~(are)~~ deposited again on the wafer 1. Further, when Cu is diffused into the wafer 1, it lowers the gate withstand <sup>the</sup> voltage of ~~an~~ MISQn. However, by removing the conductive film 22B on the edge of the wafer 1, as described above, it is

possible to prevent excessive Cu (conductive film 22B)

deposited on the edge of the wafer 1 from diffusing into the wafer 1.

It has been described that the seed film is formed by the sputtering method. When the sputtering method is used, Cu atoms are implanted also into the underlying insulation film 20. Therefore, in the step of removing the barrier conductor film 22a and the conductive film 22B, it is also preferred to remove the underlying insulative film 20 by about 50 nm. This can prevent diffusion of excess Cu (conductive film 22B) deposited on the edge of the wafer 1 from diffusing into the wafer 1 more reliably. Further, while Embodiment 1 shows a case of forming the conductive film 22B by the plating method as an example, it may be formed by using a sputtering method. Since the Cu atoms are implanted further into the insulative film 20 when the sputtering method is used, the step of removing the insulative film 20 below the conductive film 22B on the edge of the wafer 1 constitutes a further effective means.

Then, as shown in Fig. 31 and Fig. 32, <sup>the</sup> excessive barrier conductor film 22A and the conductive film 22B on the insulation film 20 are polished, for example, by a CMP method with the surface of the insulative film 20 in the chip region (refer to Fig. 14) <sup>surviving</sup> ~~being~~ as a polishing end point, thereby leaving the barrier conductor film 22A and the conductive

film 22B in the wiring grooves 21 to form the wirings 22 (first wirings).

Successively, after removing polishing abrasive grains and Cu deposited over the surface of the wafer 1 by a two step brush scrubbing cleaning, for example, using 0.1% aqueous ammonia solution and purified water, a silicon nitride film is deposited on the buried wirings 22 and the insulative film 20 to form a barrier insulative film 23A, as shown in Fig. 33. For the deposition of the silicon nitride film, a plasma CVD method can be used, for example, and the film thickness is about 50 nm. The barrier insulative film 23A has a function of suppressing the diffusion of Cu as the conductive film 22B. This can prevent diffusion of copper into the barrier insulative film 22A, and the silicon oxide film 16, and the insulative film 20 and the insulative film formed on the barrier insulative film 23A, in the subsequent step and maintain the insulation property thereof, <sup>so as</sup> to enhance the reliability of the semiconductor integrated circuit device. Further, the barrier insulative film 23A also functions as a etching stopper layer upon conducting etching in the subsequent step.

Then, an insulative film 23B of about 400 nm thickness is deposited on the surface of the barrier insulative film 23A. The insulative film 23B is, for example, an SiOF film, such as a CVD oxide film, for example, with addition of

fluorine. In a case of using the SiOF film as the insulative film 23B, <sup>so as</sup> overall dielectric constant of the wirings in the semiconductor integrated circuit device can be lowered to improve the wiring delay.

Then, a silicon nitride film is deposited on the surface of the insulation film 23B, for example, by a plasma CVD method, <sup>so as</sup> to deposit an etching stopper film 23C of about 50 nm thickness. When grooves or holes for forming wirings are formed <sup>on</sup> [to] the insulative film deposited on the etching stopper film 23C in the subsequent step, the etching stopper film 23 is used for avoiding [that] excessive digging damage <sup>of</sup> the lower layer or deteriorat<sup>ion</sup> the fabrication dimensional accuracy.

Successively, an SiOF film, for example, is deposited on the surface of the etching stopper film 23C, <sup>so as</sup> to form an insulation film 23D, and the barrier insulation film 23A, the insulation film 23B, the etching stopper film 23C and the insulative film 23D are joined to constitute an insulative film 23 (fourth insulative film). The insulative film 23D is deposited by a CVD method, and the thickness is, for example, about 300 nm. The insulative film 23D has a function of lowering the overall dielectric constant of the wirings in the semiconductor integrated circuit device like that <sup>of</sup> the insulative film 23B and can <sup>reduce</sup> [improve] the wiring delay.

Subsequently, the insulative film 23 deposited on the

edge of the wafer 1 may be removed by polishing the edge of the wafer 1 by using the polishing drum 4A to 4C (refer to Fig. 4 to Fig. 7). This can eliminate the worry that the insulative film 23 <sup>will be</sup> (is) defoliated on the edge of the wafer 1. That is, <sup>the possibility</sup> [it is possible to prevent] that the defoliated insulative film 23 <sup>will</sup> form obstacles that lower the yield of the semiconductor integrated circuit device <sup>can be prevented</sup> [of Embodiment 1].

Then, after planarizing the insulative film 23D, for example, by polishing the surface <sup>using</sup> [by] a CMP method, connection holes 24A for connecting the buried wirings 22 <sup>sewing</sup> as the lower layer wirings to upper layer wirings to be formed in the subsequent step are formed as shown in Fig. 34. For the connection holes 24A, a connection pattern is formed by forming a photoresist film <sup>having</sup> [of] a shape identical with that of the connection hole pattern for connection with the buried wirings 22 on the insulative film 23D and conducting dry etching using the same as a mask. Successively, the photoresist film is removed, a photoresist film <sup>having</sup> [of] a shape identical with that of the wiring groove pattern is formed by a photolithographic step on the insulative film 23D, and the wiring grooves 24B are formed by dry etching using the photoresist film as a mask. The step of removing the insulative film 23 deposited on the edge of the wafer 1 may be conducted after the step of planarizing <sup>the</sup> surface of the insulative film 23D or after the step of forming the

connection holes 24A and the wiring grooves 24B.

Successively, sputter etching for removing the reaction layer on the surface of the buried wirings 22 exposed at the bottom of the connection holes 24A is conducted by the same step as the sputter etching step conducted for removing the reaction layer on the surface of the plugs 18<sup>that are</sup> exposed at the bottom of the wiring grooves 21. The amount of the sputter etching is about 20 Å to 180 Å and, preferably, about 100 Å being converted as the P-TEOS film.

Then, as shown in Fig. 35, a TaN film<sup>sewing</sup> as the barrier conductor film 25A is deposited over the wafer 1 by the same step as the step of depositing the TaN film<sup>sewing</sup> as the barrier conductor film 22A (refer to Fig. 29). While Embodiment 1 describes the TaN film as an example of the barrier conductor film 25A, it may be a metal film<sup>a film</sup>, such as<sup>sewing</sup> made of Ta, a TiN film or a stacked film of a metal film and nitride film like that in the barrier conductor film 22A.

Successively, a Cu film or a copper alloy film<sup>sewing</sup> as the seed film<sup>of</sup>, like that<sup>used</sup> the seed film<sup>used</sup> upon forming the conductive film 22B, is deposited, for example, by a long distance sputtering method or an ionized sputtering method (not illustrated). Then, a Cu film, for example, is deposited so as to bury the connection holes 24A and the wiring grooves 24B (by the similar<sup>using a similar to</sup> step (as<sup>sewing</sup> the step of depositing the Cu film<sup>sewing</sup> as the conductive film 22B that buries the wiring grooves 21

over the entire surface of the wafer 1 deposited with the seed film, and the Cu film and the seed film are joined to constitute a conductive film 25B. After forming the conductive film 25B, the Cu film is fluidized by the annealing treatment to further improve the burying property of the conductive film 25B into the connection holes 24A and the wiring grooves 24B.

Then, the barrier conductor film 25A and the conductive film 25B on the edge of the wafer 1 are removed by the similar <sup>a similar to used</sup> step with the step for removing the barrier conductor film 22A and the conductive film 22B on the edge of the wafer 1 (refer to Fig. 30). This can prevent the lowering of the yield of the semiconductor integrated circuit device of Embodiment 1 by <sup>preventing</sup> the defoliation of the barrier conductor film 25A and the conductive film 25B remaining after polishing on the edge of the wafer 1 after the CMP step to be described later, which are <sup>likely to be</sup> deposited again <sup>on</sup> to the wafer 1. Further, when Cu is diffused into the wafer 1, it lowers the gate withstand voltage of <sup>the</sup> NMISQn. However, when the conductive film 25B on the edge of the wafer 1 is removed, the diffusion of the excess Cu (conductive film 25B) deposited on the edge of the wafer 1 can be prevented from diffusing into the wafer 1.

Further, since the Cu atoms have been implanted also into the underlying insulative film 23D upon deposition of

the seed film, it is preferred to remove also the underlying insulation film by about 50 nm. This can <sup>even more reliably</sup> prevent excessive Cu (conductive film 25B) deposited on the edge of the wafer 1 from diffusing into the wafer 1 <sup>[further reliably]</sup>. Further, Embodiment 1 describes a case of forming the conductive film 25B by the plating method as an example, but it may be formed by using a sputtering method. When the sputtering method is used, since Cu atoms are further implanted into the insulation film 23D, the step of removing the insulative film 23D below the conductive film 25B on the edge of the wafer 1 can constitute a further effective means.

Then, the excessive barrier conductive film 25A and the conductive film 25B on the insulative film 23D are removed, leaving the barrier conductor film 25A and the conductive film 25B in the inside of the connection holes 24A and the wiring grooves 24B to form the buried wirings 25. The barrier conductor film 25A and the conductive film 25 are removed, for example, by polishing using a CMP method.

Successively, the polishing abrasive grains and Cu deposited over the surface of the wafer 1 are removed by a two step brush scrubbing cleaning using, for example, 0.1% aqueous ammonia solution and purified water to fabricate a semiconductor integrated circuit device <sup>according to</sup> (of) this embodiment. Wirings may also be formed in a more layer <sup>ed</sup> structure above the buried wirings 26 by <sup>similar to</sup> (the similar) steps (with) those



explained with reference Fig. 33 to Fig. 35.

(Embodiment 2)

In Embodiment 2, thin films to be removed on the edge of the wafer are patterned before the removing step. Other components and fabrication steps are identical <sup>to</sup> [with] those of Embodiment 1 <sup>as</sup> described above.

The <sup>method of</sup> fabrication [method] of the semiconductor integrated circuit device of Embodiment 2 includes the same steps up to those <sup>that</sup> [as] have been explained for Embodiment 1 with reference to Fig. 1 and Fig. 2.

Then, as shown in Fig. 36, after coating the photoresist film 5 above the wafer 1, the photoresist film 5 is patterned by exposure using a mask. Successively, as shown in Fig. 37, the silicon nitride film 3 and the silicon oxide film 2 in the device isolation regions are removed by dry etching using the photoresist film 5 as a mask.

— Successively, grooves 6, each of about 350 nm depth, are formed above the wafer 1 in the device isolation region by dry etching using the silicon nitride films 3 as a mask.

Then, as shown in Fig. 38, the wafer 1 is heat treated at about 1000°C to form the thin silicon oxide film 7 of about 10 nm thickness to the inner wall of the grooves 6 for removing the damage layer formed on the inner wall of the grooves 6 by etching. Successively, the silicon oxide film 8

of about 380 nm thickness is deposited above the wafer 1 by a CVD method and then the wafer 1 is heat treated to densify (sinter) the silicon oxide film 8 in order to improve the film quality of the silicon oxide film 8.

Then, as shown in Fig. 39, the silicon oxide film 8 is polished by a CMP method using the silicon nitride film 3 as a stopper, leaving the film at the inside of the grooves 6, to thereby form a device isolation groove planarized at the surface. Successively, as shown in Fig. 40, the silicon oxide film 8 on the edge of the wafer 1 is removed <sup>until</sup> [till] the silicon nitride film 3 therebelow is exposed by using the polishing drums 4A to 4C, <sup>as</sup> explained with reference to Fig. 4 to Fig. 7, <sup>with reference to</sup> [in] Embodiment 1 described previously.

Successively, as shown in Fig. 41, the silicon nitride film 3 and the silicon oxide film 2 remaining above the wafer 1 are removed by wet etching using hot phosphoric acid, as shown in Fig. 41. In this case, since the surface of the silicon oxide film 3 is exposed on the edge of the wafer 1, the silicon nitride film 3 and the silicon oxide film 2 can <sup>be</sup> removed over the entire surface of the wafer 1. This can <sup>the possibility</sup> prevent that the silicon nitride film 3 and the silicon oxide film 2 are defoliated <sup>so as</sup> to form obstacles in the subsequent cleaning step.

Then, after <sup>carrying out</sup> [passing] the identical steps <sup>to</sup> [with] those explained with reference to Fig. 23 to Fig. 29, <sup>for</sup> [in] Embodiment

as  
1) described previously, the excessive barrier conductor film 22A (refer to Fig. 29) and conductive film 22B (refer to Fig. 29) on the insulative film 20 are removed by polishing, for example, using a CMP method, leaving the barrier conductive film 22A and the conductive film 22B in the wiring grooves 21 to form buried wirings 22, as shown in Fig. 42.

As shown in Fig. 43, the barrier conductor film 22A and the conductive film 22B on the edge of the wafer 1 are removed by using the polishing drums 4A to 4C, as explained with reference to Fig. 4 to Fig. 7 in Embodiment 1 described previously. This can prevent the barrier conductive film 22A and the conductive film 22B from remaining on the wafer edge of the wafer 1. That is, it can prevent lowering of the yield of the semiconductor integrated circuit device of Embodiment 2 by defoliation of the barrier conductive film 22a and the conductive film 22B, ~~that~~ remain after polishing on the edge of the wafer 1, which are ~~likely to be~~ deposited again on the wafer 1.

Subsequently, a semiconductor integrated circuit device of Embodiment 2 is fabricated by the steps identical to those explained with reference to Fig. 33 to Fig. 35 in Embodiment 1. Embodiment 1 describes a case of removing the insulative film 23 deposited on the edge of the wafer 1 (refer to Fig. 33) before planarizing the surface of the insulative film 23D (refer to Fig. 33) as an example, but the

step of removing the insulative film 23B may be conducted after forming the connection holes 24A and the wiring grooves 24B or before depositing the barrier conductor film 25A (refer to Fig. 35). Further, Embodiment 1 describes a case of removing the insulative film 23 deposited on the edge of the wafer 1 (refer to Fig. 33) before the step of removing the excessive barrier conductor film 25A and conductive film 25B on the insulative film 23D (refer to Fig. 35) by the CMP method, but the step may be conducted after removing the barrier conductor film 25A and the conductive film 25B (refer to Fig. 35) by the CMP method.

(Embodiment 3)

*method of*  
In the <sup>method of</sup> fabrication (method) of a semiconductor integrated circuit device <sup>according to</sup> (of) Embodiment 3, this invention is applied to (a fabrication method of) a semiconductor integrated circuit device having wirings, for example, formed of Al (aluminum) or aluminum alloy.

*method of*  
The <sup>method of</sup> fabrication (method) of the semiconductor integrated circuit device of Embodiment 3 includes the same steps <sup>as those</sup> explained with reference to Fig. 1 to Fig. 25 <sup>for</sup> (in) Embodiment 1.

Subsequently, as shown in Fig. 44 and Fig. 45, a conductive film 22C (first conductive film), such as TiN, is deposited above the wafer 1 by a sputtering method. In Fig. 44, the conductive film 22C is not illustrated <sup>to provide</sup> (for) easy

understanding of the step for forming wirings on the silicon oxide film 16.

Successively, a conductive film 22D, for example, made of Al (first conductive film) is deposited on the surface of the conductive film 22C. Further, successively, a conductive film 22E, for example, made of TiN is deposited on the surface of the conductive film 22D. The conductive film 22E has a function of preventing random reflection of light when the conductive film 22C, the conductive film 22D and the conductive film 22E (first conductive film) are patterned by a photolithographic step. Deposition of the conductive film 22D and the conductive film 22E are conducted, for example, by a sputtering method.

Then, as shown in Fig. 46, the conductive films 22C to 22E on the edge of the wafer 1 are removed by using the polishing drums 4A to 4C <sup>that were</sup> explained with reference to Fig. 4 to Fig. 7 <sup>for</sup> <sup>as</sup> Embodiment 1, described previously. This can prevent the conductive films 22C to 22E from remaining on the edge of the wafer 1. That is, it is possible to prevent <sup>an</sup> lowering of the yield of the semiconductor integrated circuit device of Embodiment 3 <sup>due to</sup> [by the] defoliation of the conductive film 22C to 22E remaining after polishing on the edge of the wafer 1, which are <sup>likely to be</sup> deposited again <sup>on</sup> [to] the wafer 1.

Then, as shown in Fig. 47 and Fig. 48, the conductive films 22C to 22E are fabricated by using a dry etching

technique to form wirings 22F to fabricate a semiconductor integrated circuit device <sup>according to</sup> [of] Embodiment 3. Embodiment 3 <sup>is limited to</sup> [describes] a case of removing the conductive films 22C to 22E deposited on the edge of the wafer 1 before forming the wirings 22F as an example, but the step of removing the conductive films 22C to 22E may be conducted after forming the wirings 22F.

The invention <sup>developed</sup> [accomplished] by the present inventors <sup>has</sup> [have] been explained concretely with reference to [the] various embodiments <sup>thereof</sup> [of the invention], but it will be apparent that the invention is not restricted to the embodiments described above, but may be variously modified within a scope not departing the gist thereof.

For example, the embodiments described above <sup>are limited to</sup> [show] a case where three polishing drums are used for polishing the edge of the wafer, but more than three polishing drums may also be used.

Further, the embodiments described above <sup>are limited to</sup> [show] a case of polishing the edge of the wafer by using [the] polishing drums, <sup>but the wafer</sup> [it] may be polished by using a grinding wheel profiled to the edge of the wafer, or a polishing tape manufactured by embedding a slurry into an organic resin.

Further, the embodiments described above <sup>are limited to</sup> [show] an example of a <sup>method of</sup> fabrication <sup>a</sup> [method] of a semiconductor circuit device in which, <sup>but</sup> nMIS is formed to the p-well, <sup>but</sup> it may be

*method of*  
applicable also to a fabrication <sup>a</sup>[method] of a semiconductor integrated circuit device in which pMIS is formed to an n-well.

*features of the*  
Among the invention disclosed in the present application, effects obtained by typical ones are briefly explained as below.

- (1) Since thin films formed on the edge of the wafer are removed, it <sup>is possible to a the</sup> [can] prevent lowering of yield of the semiconductor integrated circuit device caused by defoliation of the thin films, which <sup>lead to be</sup> [are] deposited again <sup>on</sup> [to] the wafer.
- (2) Since the angle at which the wafer and the polishing drum are in contact with each other and the optimal polishing speed can be set in accordance with the shape of the edge of the wafer and the deposition state of the thin films as a target to be removed on the edge of the wafer, the thin films can be removed over the entire area on the edge of the wafer.